成人国产综合一区二区在线观看_精品亚洲Ⅴa在线无码播放_91夜色app在线下载_高清综合欧美亚洲_免费黄色视频app_JAPANESE少妇出轨内射_免费+无码+国产_日本va中文字幕波多野结衣_欧美一级人与禽亚洲精品_日韩欧美精品一区二区在线观看

Product Descriptions

The AD9467 is a 16-bit, monolithic, IF sampling analog-todigital converter (ADC). It is optimized for high performance over wide bandwidths and ease of use. The product operates at a 250 MSPS conversion rate and is designed for wireless receivers, instrumentation, and test equipment that require a high dynamic range. 

The ADC requires 1.8 V and 3.3 V power supplies and a low voltage differential input clock for full performance operation. No external reference or driver components are required for many applications. Data outputs are LVDS compatible (ANSI-644 compatible) and include the means to reduce the overall current needed for short trace distances.

A data clock output (DCO) for capturing data on the output is provided for signaling a new output bit. 

The internal power-down feature supported via the SPI typically consumes less than 5 mW when disabled.

Optional features allow users to implement various selectable operating conditions, including input range, data format select, and output data test patterns. 

The AD9467 is available in a Pb-free, 72-lead, LFCSP specified over the ?40°C to +85°C industrial temperature range. 

Product Features

? 75.5 dBFS SNR to 210 MHz at 250 MSPS 

? 90 dBFS SFDR to 300 MHz at 250 MSPS 

? SFDR at 170 MHz at 250 MSPS

92 dBFS at ?1 dBFS 

100 dBFS at ?2 dBFS 

? 60 fs rms jitter

? Excellent linearity at 250 MSPS

DNL = ±0.5 LSB typical

INL = ±3.5 LSB typical

? 2 V p-p to 2.5 V p-p (default) differential full-scale 

input (programmable)

? Integrated input buffer

? External reference support option

? Clock duty cycle stabilizer

? Output clock available

? Serial port control

Built-in selectable digital test pattern generation

Selectable output data format

? LVDS outputs (ANSI-644 compatible)

? 1.8 V and 3.3 V supply operation

Product Applications

? Multicarrier, multimode cellular receivers

? Antenna array positioning

? Power amplifier linearization

? Broadband wireless

? Radar 

? Infrared imaging

? Communications instrumentation

Product Highlight

1. IF optimization capability used to improve SFDR. 

2. Outstanding SFDR performance for IF sampling applications such as multicarrier, multimode 3G, and 4G cellular base station receivers.

3. Ease of use: on-chip reference, high input impedance buffer, adjustable analog input range, and an output clock to simplify data capture.

4. Packaged in a Pb-free, 72-lead LFCSP package. 

5. Clock duty cycle stabilizer (DCS) maintains overall ADC performance over a wide range of input clock pulse widths.

6. Standard serial port interface (SPI) supports various product features and functions, such as data formatting (offset binary, twos complement, or Gray coding).

Specifications

Actual product photos

Product Data Book：

For more product information, please download the PDF

Payment&Transportation

Official Certificate&Certificate

Multiple product supply

Company office environment

Warehouse Real Shot

Standard packaging

We also provide ：